

S. Patent

Jun. 25, 2002

Sheet 1 of 6

US 6,410,366

FIG. 1A




FIG. 1B





FIG. 1C



(11) United States Patent
Hashimoto

(12) Patent No.: US 6,410,366 B1
(45) Date of Patent: Jun. 25, 2002

(54) SEMICONDUCTOR DEVICE AND
MANUFACTURING METHOD THEREOF,
CIRCUIT BOARD AND ELECTRONIC
EQUIPMENT

(50) References Cited

U.S. PATENT DOCUMENTS

5,559,302 A * 6/1997 Kover et al. 25462
4,049,910 A * 4/2000 Chao et al. 261779

FOREIGN PATENT DOCUMENTS

JP 0415541 A1 3/25/00

JP 05-262353 10/1999

* cited by examiner

(51) Inventor: Nobuhiko Hashimoto, Shiga (JP)

(52) Assignee: Seiko Epson Corporation, Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended by adjusted under 35
U.S.C. 154(c) by 0 days.

(21) Appl. No.: 09/354,139

(22) PCT Filed: Sep. 3, 1999

(56) PCT No.: PCT/JP99/04785

[37] (6) (1)

(23) (4) Date: May 25, 2000

(24) PCT Pub. No.: WO00/19515

PCT Pub. Date: Aug. 6, 2000

(30) Foreign Application Priority Data

Sep. 30, 1998 (JP) 12-202013

(31) Int. Cl. 7 H01L 23/48; H01L 21/48;

H01L 21/50; H01L 23/48; H01L 23/52;

H01L 29/40; H01L 1/00; H01L 1/04; H01L 7/02;

H01L 7/04; H01L 7/06; H01L 7/10; H01L 7/12;

(32) U.S. Cl. 438/224; 438/225; 257/778;

361/746; 361/750; 361/752;


(33) Field of Search 438/224, 225;

257/778; 361/746, 750, 752

(37) ABSTRACT

A semiconductor device comprising a semiconductor chip
(10) which is subjected to flip-chip bonding, having a
plurality of electrodes (11) aligned on a straight line (L), a
substrate (20) on which is formed an interconnect pattern
(22) having bonding portions (24) to which the electrodes
(11) of the semiconductor chip (10) are connected and leads
(26) electrically connected to the bonding portions (24);
external electrodes (30) passing through the substrate (20)
and connected to the leads (26); and a support formed from
bumps (21, 21) provided between the semiconductor chip
(10) and substrate (20), wherein the connected electrodes
(11) and bonding portions (24) and the support formed by
the bumps (21, 21) are substantially parallel to the substrate (20) and
electrodes (30) substantially parallel.

44 Claims, 6 Drawing Sheets



5

FIGS. 4A to 4C illustrate a third embodiment of a semiconductor device to which the present invention is applied.

FIG. 5 shows a circuit board having mounted this embodiment of the semiconductor device.

FIG. 6 shows an electronic instrument having a circuit board on which is mounted this embodiment of the semiconductor device.

BEST MODE FOR CARRYING OUT THE INVENTION

The present invention is now described in terms of a number of preferred embodiments, with reference to the drawings.

First Embodiment

FIGS. 1A to 1C illustrate a first embodiment of a semiconductor device to which the present invention is applied. It should be noted that FIG. 1A shows the active surface of the semiconductor chip forming a part of the semiconductor device, FIG. 1B is a sectional view of the semiconductor device, and FIG. 1C shows the surface of the substrate, forming a part of the semiconductor device, on which the interconnect pattern is formed. A semiconductor device 1 comprises a semiconductor chip 10 and substrate 20.

The semiconductor chip 10 is for example a DRAM or synchronous DRAM, and has a plurality of electrodes 12. The electrodes 12 are disposed concentrated on and around a straight line L. For example, the electrodes 12 can be arranged in a row on the straight line L. The straight line L extends parallel to the longer edges and in the center of the rectangular semiconductor chip 10, but may equally extend parallel to the shorter edges. The electrodes 12 are commonly of gold formed by plating or wire bonding and tearing out, but may equally be of nickel, solder, or the like.

On the semiconductor chip 10 is provided one or a plurality of bumps 11. The bumps 11 are provided in positions removed from the straight line L. For example, the bumps 11 may be provided in at least one of the four corners of the semiconductor chip 10. Alternatively, one or a plurality of bumps 11 may be provided in central portions (portions excluding the corners) of the longer edges parallel to the straight line L of the semiconductor chip 10. The bumps 11 are preferably formed of an electrically insulating material. The bumps 11 are resilient and of relatively small form such as to be able to be squashed down, and are preferably for example of approximately the same flat shape as the electrodes 12. When the bumps 11 are formed of the same material as the electrodes 12 in the same process, it is preferable to provide an electrical insulating means by covering with an insulating film, for example. In this case also, it is preferable for the bumps 11 to be of sufficiently small form to be seen as points. The bumps 11 can be formed of approximately the same height as the electrodes 12, but are not limited thereto. The bumps 11 form a support in combination with bumps 21 formed on the substrate 20. The bumps 11 may function as electrodes 12 (may form electrical contacts), and may be connected to other interconnect patterns. This is also true similarly of the embodiments described hereafter.

The substrate 20 may be formed of either an organic or an inorganic material, or may equally be a composite structure thereof. As a substrate 20 formed of an organic material may be cited for example a flexible substrate formed of a polyimide resin. As a substrate 20 formed of an inorganic material may be cited for example a ceramic substrate or glass substrate. As a composite structure of organic and inorganic material may be cited for example a glass epoxy

Th
sul
int
int
fac
co
to
int
20
siv
wh
thr
int
int
str
res
sul
20
sul
ing
po
the
tio
on
(to
30
be
rov
po
cel
35
the
cel
dis
cal
ele
40
to
lar
int
on
45
lar
set
for
the
50
the
the
to
co
the
55
int
ele
int
tro
on
pre
tio
co
ap
bu
the

(15) United States Patent Hashimoto

(16) Patent No.: US 6,410,366 B1
(45) Date of Patent: Jun. 25, 2002

(54) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF, CIRCUIT BOARD AND ELECTRONIC EQUIPMENT

(57) Inventor: Nobuhiko Hashimoto, Sawa (JP)
(73) Assignee: Seiko Epson Corporation, Tokyo (JP)
(*) Notice: Subject to any disclaimer, the term of this patent is extended by adjusted under 35 U.S.C. 154(c) by 0 days.

(21) Appl. No.: 09/331,133
(22) PCT Filed: Sep. 3, 1999
(56) PCT No.: PCT/JP99/04785
1 371 (6)(1),
(2), (4) Date: May 25, 2000
(37) PCT Pub. No.: WO00/19518
PCT Pub. Date: Apr. 6, 2000

(30) Foreign Application Priority Data
Sep. 30, 1998 (JP) 12-362653
(31) Int. Cl.⁷ H01L 23/44, H01L 21/46,
H01L 21/50, H01L 23/48, H01L 23/52,
H01L 25/04, H01L 1/00, H01K 1/08, H01K 7/02,
H01K 9/00, H01K 1/04, H01K 7/10, H01K 9/12
(54) U.S. Cl. 438/224, 438/226, 257/712,
361/746, 361/750, 361/772
(56) Field of Search 438/206, 125,
257/770, 555/748, 750, 770

(50) References Cited
U.S. PATENT DOCUMENTS
5,552,282 A * 5/1997 Kover et al. 256/29
6,249,110 A * 4/2000 Chao et al. 256/29

FOREIGN PATENT DOCUMENTS
JP 6 415 541 A1 3/1995
JP 06-262315 3/1995


* cited by examiner

Primary Examiner—Tara H. Nguyen
Assistant Examiner—Nancy Barczay
(74) Attorney, Agent, or Firm—OJE & Berdige PLLC

(57) ABSTRACT

A semiconductor device comprising: a semiconductor chip (10) which is subjected to lead-out bonding, having a plurality of electrodes (12) aligned on a straight line (L), a substrate (20) on which is formed an interconnect pattern (22) having bonding portions (24) to which the electrodes (12) of the semiconductor chip (10) are connected and leads (26) electrically connected to the bonding portions (24); external electrodes (28) passing through the substrate (20) and connected to the leads (26); and a support formed from bumps (11, 21) provided between the semiconductor chip (10) and substrate (20), wherein the connected electrodes (12) and bonding portions (24) are the support formed by the bumps (11, 21) materials are semiconductor chip (10) and substrate (20) substantially parallel.

44 Claims, 6 Drawing Sheets



Find what: bump

Find Next

Area

Direction

Match word

Look in

Cancel

☐ All☐ Up☐ Whole☐ Left☐ Grid☐ Sel/Cur☐ Down☐ Part☐ Right☐ Documents☐ Match case

bonding portions;

(49) a step of subjecting the semiconductor chip to face-down bonding to connect the electrodes to the bonding portions; and

(50) a step of providing at least one support between the semiconductor chip and the substrate, of approximately the same height as the total thickness of the electrodes and the bonding portions.

(51) According to the present invention, a plurality of electrodes are aligned concentrated in the vicinity of a straight line, and the semiconductor chip which would not be stable with the electrodes alone, is maintained parallel to the substrate by the support. Therefore, bonding can be carried out appropriately so that the electrodes and bonding portions are not bent. The lateral sides of the semiconductor chip contacting the interconnect pattern formed on the substrate and making an electrical connection is prevented. Furthermore, bending of the substrate can be prevented.

(52) Since the semiconductor chip is subjected to face-down bonding, the bonding is carried out within the area of the semiconductor chip. Therefore, the area of the substrate can be reduced to the minimum necessary. As a result, the semiconductor device can be made more compact.

(53) (15) In the step of providing a support in this method, the support may be provided beforehand on one of the semiconductor chip and the substrate, and the other of the semiconductor chip and the substrate may be contacted with the support.

(54) (16) In the step of providing a support in this method, the support may be formed by bonding first bumps formed on the semiconductor chip of the same material as the electrodes and distanced from the electrodes and second bumps formed on the substrate of the same material as the interconnect pattern and distanced from the interconnect pattern.

(55) The first bumps can be formed at the same time as the electrodes, and



(11) United States Patent
Hashimoto

(12) Patent No.: US 6,410,366 B1
(13) Date of Patent: Jun. 25, 2002

(54) SEMICONDUCTOR DEVICE AND
MANUFACTURING METHOD THEREOF,
CIRCUIT BOARD AND ELECTRONIC
EQUIPMENT

(56) Reference Cited
U.S. PATENT DOCUMENTS

5555,302 A * 6/1997 Kover et al. 26467
4294,910 A * 4/2000 Olson et al. 262777

(55) Inventor: Nobuhiko Hashimoto, Tokyo (JP)

(56) Assignee: Seiko Epson Corporation, Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended by adjusted under 35 U.S.C. 154(d), by 0 days.

(21) Appl. No.: 09/358,139

(22) PCT Filed: Sep. 3, 1999

(23) PCT No.: PCT/JP99/04788

(24) Int. Cl.:

(25) (1) Date: May 25, 2000

(26) PCT Pub. No.: WO00/19515

(27) PCT Pub. Date: Apr. 6, 2000

(28) Foreign Application Priority Data

Sep. 30, 1998 (JP) 10-303033

(31) Int. Cl.:

NO. 11:53; NO. 12:54; NO. 13:55; NO. 14:56; NO. 15:57; NO. 16:58; NO. 17:59; NO. 18:60; NO. 19:61; NO. 20:62; NO. 21:63; NO. 22:64; NO. 23:65; NO. 24:66; NO. 25:67; NO. 26:68; NO. 27:69; NO. 28:70; NO. 29:71; NO. 30:72; NO. 31:73; NO. 32:74; NO. 33:75; NO. 34:76; NO. 35:77; NO. 36:78; NO. 37:79; NO. 38:80; NO. 39:81; NO. 40:82; NO. 41:83; NO. 42:84; NO. 43:85; NO. 44:86; NO. 45:87; NO. 46:88; NO. 47:89; NO. 48:90; NO. 49:91; NO. 50:92; NO. 51:93; NO. 52:94; NO. 53:95; NO. 54:96; NO. 55:97; NO. 56:98; NO. 57:99; NO. 58:100; NO. 59:101; NO. 60:102; NO. 61:103; NO. 62:104; NO. 63:105; NO. 64:106; NO. 65:107; NO. 66:108; NO. 67:109; NO. 68:110; NO. 69:111; NO. 70:112; NO. 71:113; NO. 72:114; NO. 73:115; NO. 74:116; NO. 75:117; NO. 76:118; NO. 77:119; NO. 78:120; NO. 79:121; NO. 80:122; NO. 81:123; NO. 82:124; NO. 83:125; NO. 84:126; NO. 85:127; NO. 86:128; NO. 87:129; NO. 88:130; NO. 89:131; NO. 90:132; NO. 91:133; NO. 92:134; NO. 93:135; NO. 94:136; NO. 95:137; NO. 96:138; NO. 97:139; NO. 98:140; NO. 99:141; NO. 100:142; NO. 101:143; NO. 102:144; NO. 103:145; NO. 104:146; NO. 105:147; NO. 106:148; NO. 107:149; NO. 108:150; NO. 109:151; NO. 110:152; NO. 111:153; NO. 112:154; NO. 113:155; NO. 114:156; NO. 115:157; NO. 116:158; NO. 117:159; NO. 118:160; NO. 119:161; NO. 120:162; NO. 121:163; NO. 122:164; NO. 123:165; NO. 124:166; NO. 125:167; NO. 126:168; NO. 127:169; NO. 128:170; NO. 129:171; NO. 130:172; NO. 131:173; NO. 132:174; NO. 133:175; NO. 134:176; NO. 135:177; NO. 136:178; NO. 137:179; NO. 138:180; NO. 139:181; NO. 140:182; NO. 141:183; NO. 142:184; NO. 143:185; NO. 144:186; NO. 145:187; NO. 146:188; NO. 147:189; NO. 148:190; NO. 149:191; NO. 150:192; NO. 151:193; NO. 152:194; NO. 153:195; NO. 154:196; NO. 155:197; NO. 156:198; NO. 157:199; NO. 158:200; NO. 159:201; NO. 160:202; NO. 161:203; NO. 162:204; NO. 163:205; NO. 164:206; NO. 165:207; NO. 166:208; NO. 167:209; NO. 168:210; NO. 169:211; NO. 170:212; NO. 171:213; NO. 172:214; NO. 173:215; NO. 174:216; NO. 175:217; NO. 176:218; NO. 177:219; NO. 178:220; NO. 179:221; NO. 180:222; NO. 181:223; NO. 182:224; NO. 183:225; NO. 184:226; NO. 185:227; NO. 186:228; NO. 187:229; NO. 188:230; NO. 189:231; NO. 190:232; NO. 191:233; NO. 192:234; NO. 193:235; NO. 194:236; NO. 195:237; NO. 196:238; NO. 197:239; NO. 198:240; NO. 199:241; NO. 200:242; NO. 201:243; NO. 202:244; NO. 203:245; NO. 204:246; NO. 205:247; NO. 206:248; NO. 207:249; NO. 208:250; NO. 209:251; NO. 210:252; NO. 211:253; NO. 212:254; NO. 213:255; NO. 214:256; NO. 215:257; NO. 216:258; NO. 217:259; NO. 218:260; NO. 219:261; NO. 220:262; NO. 221:263; NO. 222:264; NO. 223:265; NO. 224:266; NO. 225:267; NO. 226:268; NO. 227:269; NO. 228:270; NO. 229:271; NO. 230:272; NO. 231:273; NO. 232:274; NO. 233:275; NO. 234:276; NO. 235:277; NO. 236:278; NO. 237:279; NO. 238:280; NO. 239:281; NO. 240:282; NO. 241:283; NO. 242:284; NO. 243:285; NO. 244:286; NO. 245:287; NO. 246:288; NO. 247:289; NO. 248:290; NO. 249:291; NO. 250:292; NO. 251:293; NO. 252:294; NO. 253:295; NO. 254:296; NO. 255:297; NO. 256:298; NO. 257:299; NO. 258:300; NO. 259:301; NO. 260:302; NO. 261:303; NO. 262:304; NO. 263:305; NO. 264:306; NO. 265:307; NO. 266:308; NO. 267:309; NO. 268:310; NO. 269:311; NO. 270:312; NO. 271:313; NO. 272:314; NO. 273:315; NO. 274:316; NO. 275:317; NO. 276:318; NO. 277:319; NO. 278:320; NO. 279:321; NO. 280:322; NO. 281:323; NO. 282:324; NO. 283:325; NO. 284:326; NO. 285:327; NO. 286:328; NO. 287:329; NO. 288:330; NO. 289:331; NO. 290:332; NO. 291:333; NO. 292:334; NO. 293:335; NO. 294:336; NO. 295:337; NO. 296:338; NO. 297:339; NO. 298:340; NO. 299:341; NO. 300:342; NO. 301:343; NO. 302:344; NO. 303:345; NO. 304:346; NO. 305:347; NO. 306:348; NO. 307:349; NO. 308:350; NO. 309:351; NO. 310:352; NO. 311:353; NO. 312:354; NO. 313:355; NO. 314:356; NO. 315:357; NO. 316:358; NO. 317:359; NO. 318:360; NO. 319:361; NO. 320:362; NO. 321:363; NO. 322:364; NO. 323:365; NO. 324:366; NO. 325:367; NO. 326:368; NO. 327:369; NO. 328:370; NO. 329:371; NO. 330:372; NO. 331:373; NO. 332:374; NO. 333:375; NO. 334:376; NO. 335:377; NO. 336:378; NO. 337:379; NO. 338:380; NO. 339:381; NO. 340:382; NO. 341:383; NO. 342:384; NO. 343:385; NO. 344:386; NO. 345:387; NO. 346:388; NO. 347:389; NO. 348:390; NO. 349:391; NO. 350:392; NO. 351:393; NO. 352:394; NO. 353:395; NO. 354:396; NO. 355:397; NO. 356:398; NO. 357:399; NO. 358:400; NO. 359:401; NO. 360:402; NO. 361:403; NO. 362:404; NO. 363:405; NO. 364:406; NO. 365:407; NO. 366:408; NO. 367:409; NO. 368:410; NO. 369:411; NO. 370:412; NO. 371:413; NO. 372:414; NO. 373:415; NO. 374:416; NO. 375:417; NO. 376:418; NO. 377:419; NO. 378:420; NO. 379:421; NO. 380:422; NO. 381:423; NO. 382:424; NO. 383:425; NO. 384:426; NO. 385:427; NO. 386:428; NO. 387:429; NO. 388:430; NO. 389:431; NO. 390:432; NO. 391:433; NO. 392:434; NO. 393:435; NO. 394:436; NO. 395:437; NO. 396:438; NO. 397:439; NO. 398:440; NO. 399:441; NO. 400:442; NO. 401:443; NO. 402:444; NO. 403:445; NO. 404:446; NO. 405:447; NO. 406:448; NO. 407:449; NO. 408:450; NO. 409:451; NO. 410:452; NO. 411:453; NO. 412:454; NO. 413:455; NO. 414:456; NO. 415:457; NO. 416:458; NO. 417:459; NO. 418:460; NO. 419:461; NO. 420:462; NO. 421:463; NO. 422:464; NO. 423:465; NO. 424:466; NO. 425:467; NO. 426:468; NO. 427:469; NO. 428:470; NO. 429:471; NO. 430:472; NO. 431:473; NO. 432:474; NO. 433:475; NO. 434:476; NO. 435:477; NO. 436:478; NO. 437:479; NO. 438:480; NO. 439:481; NO. 440:482; NO. 441:483; NO. 442:484; NO. 443:485; NO. 444:486; NO. 445:487; NO. 446:488; NO. 447:489; NO. 448:490; NO. 449:491; NO. 450:492; NO. 451:493; NO. 452:494; NO. 453:495; NO. 454:496; NO. 455:497; NO. 456:498; NO. 457:499; NO. 458:500; NO. 459:501; NO. 460:502; NO. 461:503; NO. 462:504; NO. 463:505; NO. 464:506; NO. 465:507; NO. 466:508; NO. 467:509; NO. 468:510; NO. 469:511; NO. 470:512; NO. 471:513; NO. 472:514; NO. 473:515; NO. 474:516; NO. 475:517; NO. 476:518; NO. 477:519; NO. 478:520; NO. 479:521; NO. 480:522; NO. 481:523; NO. 482:524; NO. 483:525; NO. 484:526; NO. 485:527; NO. 486:528; NO. 487:529; NO. 488:530; NO. 489:531; NO. 490:532; NO. 491:533; NO. 492:534; NO. 493:535; NO. 494:536; NO. 495:537; NO. 496:538; NO. 497:539; NO. 498:540; NO. 499:541; NO. 500:542; NO. 501:543; NO. 502:544; NO. 503:545; NO. 504:546; NO. 505:547; NO. 506:548; NO. 507:549; NO. 508:550; NO. 509:551; NO. 510:552; NO. 511:553; NO. 512:554; NO. 513:555; NO. 514:556; NO. 515:557; NO. 516:558; NO. 517:559; NO. 518:560; NO. 519:561; NO. 520:562; NO. 521:563; NO. 522:564; NO. 523:565; NO. 524:566; NO. 525:567; NO. 526:568; NO. 527:569; NO. 528:570; NO. 529:571; NO. 530:572; NO. 531:573; NO. 532:574; NO. 533:575; NO. 534:576; NO. 535:577; NO. 536:578; NO. 537:579; NO. 538:580; NO. 539:581; NO. 540:582; NO. 541:583; NO. 542:584; NO. 543:585; NO. 544:586; NO. 545:587; NO. 546:588; NO. 547:589; NO. 548:590; NO. 549:591; NO. 550:592; NO. 551:593; NO. 552:594; NO. 553:595; NO. 554:596; NO. 555:597; NO. 556:598; NO. 557:599; NO. 558:600; NO. 559:601; NO. 560:602; NO. 561:603; NO. 562:604; NO. 563:605; NO. 564:606; NO. 565:607; NO. 566:608; NO. 567:609; NO. 568:610; NO. 569:611; NO. 570:612; NO. 571:613; NO. 572:614; NO. 573:615; NO. 574:616; NO. 575:617; NO. 576:618; NO. 577:619; NO. 578:620; NO. 579:621; NO. 580:622; NO. 581:623; NO. 582:624; NO. 583:625; NO. 584:626; NO. 585:627; NO. 586:628; NO. 587:629; NO. 588:630; NO. 589:631; NO. 590:632; NO. 591:633; NO. 592:634; NO. 593:635; NO. 594:636; NO. 595:637; NO. 596:638; NO. 597:639; NO. 598:640; NO. 599:641; NO. 600:642; NO. 601:643; NO. 602:644; NO. 603:645; NO. 604:646; NO. 605:647; NO. 606:648; NO. 607:649; NO. 608:650; NO. 609:651; NO. 610:652; NO. 611:653; NO. 612:654; NO. 613:655; NO. 614:656; NO. 615:657; NO. 616:658; NO. 617:659; NO. 618:660; NO. 619:661; NO. 620:662; NO. 621:663; NO. 622:664; NO. 623:665; NO. 624:666; NO. 625:667; NO. 626:668; NO. 627:669; NO. 628:670; NO. 629:671; NO. 630:672; NO. 631:673; NO. 632:674; NO. 633:675; NO. 634:676; NO. 635:677; NO. 636:678; NO. 637:679; NO. 638:680; NO. 639:681; NO. 640:682; NO. 641:683; NO. 642:684; NO. 643:685; NO. 644:686; NO. 645:687; NO. 646:688; NO. 647:689; NO. 648:690; NO. 649:691; NO. 650:692; NO. 651:693; NO. 652:694; NO. 653:695; NO. 654:696; NO. 655:697; NO. 656:698; NO. 657:699; NO. 658:700; NO. 659:701; NO. 660:702; NO. 661:703; NO. 662:704; NO. 663:705; NO. 664:706; NO. 665:707; NO. 666:708; NO. 667:709; NO. 668:710; NO. 669:711; NO. 670:712; NO. 671:713; NO. 672:714; NO. 673:715; NO. 674:716; NO. 675:717; NO. 676:718; NO. 677:719; NO. 678:720; NO. 679:721; NO. 680:722; NO. 681:723; NO. 682:724; NO. 683:725; NO. 684:726; NO. 685:727; NO. 686:728; NO. 687:729; NO. 688:730; NO. 689:731; NO. 690:732; NO. 691:733; NO. 692:734; NO. 693:735; NO. 694:736; NO. 695:737; NO. 696:738; NO. 697:739; NO. 698:740; NO. 699:741; NO. 700:742; NO. 701:743; NO. 702:744; NO. 703:745; NO. 704:746; NO. 705:747; NO. 706:748; NO. 707:749; NO. 708:750; NO. 709:751; NO. 710:752; NO. 711:753; NO. 712:754; NO. 713:755; NO. 714:756; NO. 715:757; NO. 716:758; NO. 717:759; NO. 718:760; NO. 719:761; NO. 720:762; NO. 721:763; NO. 722:764; NO. 723:765; NO. 724:766; NO. 725:767; NO. 726:768; NO. 727:769; NO. 728:770; NO. 729:771; NO. 730:772; NO. 731:773; NO. 732:774; NO. 733:775; NO. 734:776; NO. 735:777; NO. 736:778; NO. 737:779; NO. 738:780; NO. 739:781; NO. 740:782; NO. 741:783; NO. 742:784; NO. 743:785; NO. 744:786; NO. 745:787; NO. 746:788; NO. 747:789; NO. 748:790; NO. 749:791; NO. 750:792; NO. 751:793; NO. 752:794; NO. 753:795; NO. 754:796; NO. 755:797; NO. 756:798; NO. 757:799; NO. 758:800; NO. 759:801; NO. 760:802; NO. 761:803; NO. 762:804; NO. 763:805; NO. 764:806; NO. 765:807; NO. 766:808; NO. 767:809; NO. 768:810; NO. 769:811; NO. 770:812; NO. 771:813; NO. 772:814; NO. 773:815; NO. 774:816; NO. 775:817; NO. 776:818; NO. 777:819; NO. 778:820; NO. 779:821; NO. 780:822; NO. 781:823; NO. 782:824; NO. 783:825; NO. 784:826; NO. 785:827; NO. 786:828; NO. 787:829; NO. 788:830; NO. 789:831; NO. 790:832; NO. 791:833; NO. 792:834; NO. 793:835; NO. 794:836; NO. 795:837; NO. 796:838; NO. 797:839; NO. 798:840; NO. 799:841; NO. 800:842; NO. 801:843; NO. 802:844; NO. 803:845; NO. 804:846; NO. 805:847; NO. 806:848; NO. 807:849; NO. 808:850; NO. 809:851; NO. 810:852; NO. 811:853; NO. 812:854; NO. 813:855; NO. 814:856; NO. 815:857; NO. 816:858; NO. 817:859; NO. 818:860; NO. 819:861; NO. 820:862; NO. 821:863; NO. 822:864; NO. 823:865; NO. 824:866; NO. 825:867; NO. 826:868; NO. 827:869; NO. 828:870; NO. 829:871; NO. 830:872; NO. 831:873; NO. 832:874; NO. 833:875; NO. 834:876; NO. 835:877; NO. 836:878; NO. 837:879; NO. 838:880; NO. 839:881; NO. 840:882; NO. 841:883; NO. 842:884; NO. 843:885; NO. 844:886; NO. 845:887; NO. 846:888; NO. 847:889; NO. 848:890; NO. 849:891; NO. 850:892; NO. 851:893; NO. 852:894; NO. 853:895; NO. 854:896; NO. 855:897; NO. 856:898; NO. 857:899; NO. 858:900; NO. 859:901; NO. 860:902; NO. 861:903; NO. 862:904; NO. 863:905; NO. 864:906; NO. 865:907; NO. 866:908; NO. 867:909; NO. 868:910; NO. 869:911; NO. 870:912; NO. 871:913; NO. 872:914; NO. 873:915; NO. 874:916; NO. 875:917; NO. 876:918; NO. 877:919; NO. 878:920; NO. 879:921; NO. 880:922; NO. 881:923; NO. 882:924; NO. 883:925; NO. 884:926; NO. 885:927; NO. 886:928; NO. 887:929; NO. 888:930; NO. 889:931; NO. 890:932; NO. 891:933; NO. 892:934; NO. 893:935; NO. 894:936; NO. 895:937; NO. 896:938; NO. 897:939; NO. 898:940; NO. 899:941; NO. 900:942; NO. 901:943; NO. 902:944; NO. 903:945; NO. 904:946; NO. 905:947; NO. 906:948; NO. 907:949; NO. 908:950; NO. 909:951; NO. 910:952; NO. 911:953; NO. 912:954; NO. 913:955; NO. 914:956; NO. 915:957; NO. 916:958; NO. 917:959; NO. 918:960; NO. 919:961; NO. 920:962; NO. 921:963; NO. 922:964; NO. 92

Find what: test

Find Next

Area: ☐ All ☐ Sel/Chr

Direction: ☐ Up ☐ Down

Match word: ☐ Whole ☐ Left ☐ Right

Look in: ☐ Grid ☐ Documents

Match case

printed wiring board. To evaluate the connection reliability, the maximum equivalent plastic strain on each bump was calculated by simulation, and sample devices were subjected to a thermal shock test, wherein the sample devices were repeatedly cooled and heated in air each time cooled at -40.degree. C. for 30 minutes and then heated at +100.degree. C. for 30 minutes.

(39) FIG. 4 is a diagram representing the relationship between the maximum equivalent plastic strain and the bump height, which as observed by simulation with an electronic circuit device comprising a glass-epoxy resin printed wiring board and a chip component of 1608 type (planar size: 1.6.times.0.8 mm). The bumps used in the device subjected to the simulation were beer barrel-shaped ones. That part of each bump which covered the side of the electrode was not taken into consideration in the simulation. As illustrated in FIG. 4, the maximum equivalent plastic strain on the bump decreased as the bump height increased up to 50 .mu.m, and remained almost unchanged as the bump height further increased. In particular, when the bump height was 50 .mu.m or less, the strain was particularly prominent, indicating that the connection between the chip component and the glass-epoxy resin board was not so reliable as desired.

(40) The sample devices subjected to the aforementioned thermal shock test comprises a chip component of 1608 type. To be more specific, four groups of sample devices were made for experimental purpose. The devices of the first group had bumps 5 .mu.m high; the devices of the second group had bumps 60 .mu.m high; the devices of the third group had bumps 70 .mu.m high; and the devices of the fourth group had bumps 90 .mu.m high. The results of the thermal shock test were as is shown in FIG. 5. In FIG. 5, the ratio (%) of all failed samples is plotted on the abscissa, and the number of thermal cycles on the ordinate. The term "failed sample" means a sample device which had the connection resistance increased two or more times as the result of the thermal shock test. As is evident from FIG. 5, the samples of the second, third and

Patent [19]

(11) Patent Number: 5,684,677
(45) Date of Patent: Nov. 4, 1997

RECIPT DEVICE

Uchida, Yoshihisa; Takashi
Tokyo; Miki Mori,
Masayuki Saito,
Takashi Tagasaki,
Yukio Kikuchi, Yokohama,
an

Kabushiki Kaisha Toshiba, Kawasaki,

1996

Application Data

39,222, Nov. 17, 1995, abandoned,
of Ser. No. 265,102, Jun. 24, 1994,

Priority Data

a 5-153150
b 6-077367

H05K 7/02; H05K 7/10;
H05K 1/16

361/770; 361/760; 361/767;
73; 361/774; 361/808; 174/260;
37; 257/738; 257/779; 257/780;
257/784; 257/786

257/737-738,
31, 784, 786; 228/175.1, 180.1,
180.22; 29/876, 877, 878, 879;
61/760-774, 808; 174/260-261

References Cited

DOCUMENTS

Hay et al.

Uchi-09



US005684677A

4,760,944 8/1984 Spindler
5,061,829 3/1991 Schellhorn
5,254,839 10/1992 De Costa Alves et al. 228/180.21
5,284,796 2/1994 Nakamichi et al. 437/209
5,315,070 2/1994 Mizuoka 174/261

FOREIGN PATENT DOCUMENTS


0 248 566 12/1987 European Pat. Off.
0 322 121 6/1989 European Pat. Off.
38 09 116 7/1988 Germany
59-193040 11/1984 Japan
2155209 6/1990 Japan
2156514 6/1990 Japan
4130794 2/1992 Japan
321260 1/1993 Japan
6061509 3/1994 Japan 361/780
2037488 7/1986 United Kingdom 361/780
2 134 026 8/1984 United Kingdom
2 149 581 6/1985 United Kingdom

Primary Examiner—Bot L. Ledysh
Attorney, Agent, or Firm—Obino, Spivak, McClelland,
Maier & Neustadt, P.C.

ABSTRACT

An electronic circuit device comprising a printed wiring board having a major surface and pads provided on the major surface of the printed wiring board, a plurality of electrodes provided partly on at least one major surface of the leadless component and partly on sides of the leadless component, a plurality of bumps provided on the pads, providing a gap between the major surface of the printed wiring board and the major surface of the leadless component, and electrically connecting those parts of the electrodes which are provided on the major surface of the leadless component to the pads, and a plurality of electrically conductive members integral with the bumps, extending from the bumps to those parts of the electrodes which are provided on the sides of the leadless component.

8 Claims, 9 Drawing Sheets



Reid
Sol

Find what: 22 Find Next

Area: ☐ All ☐ Up ☐ Down ☐ Left ☐ Right ☐ Grid ☐ Diagonals

Match word: ☐ Whole ☐ Part ☐ Exact ☐ Fuzzy

Look in: ☐ Text ☐ Comments ☐ Match case

Cancel

Abstract Text - ABTX (1):

A method for testing an integrated circuit (IC) chip (10) in accordance with the invention comprises the step of forming a solder bump (14) on each of an array of bonding pads (13) on a first surface of the chip, in accordance with the known flip-chip method of IC device packaging. Each of the solder bumps (14) is inserted through an aperture (25) in a spacer member (22), the spacer member having a smaller thickness than the length of each solder bump, whereby each solder bump protrudes through an aperture. The solder bumps are then placed on a layer of anisotropic conductive material (11) which is arranged over an array of test fixture conductive pads so that the anisotropic conductive layer is sandwiched between the IC chip and the test fixture. The integrated circuit chip is then compressed against the anisotropic conductor material to establish electrical contact between the solder bumps of the integrated circuit chip and the test fixture conductor pads (17). The testing of the chip then proceeds by passing electrical current through the solder bumps, the anisotropic material, and the test fixture conductor pads in a known manner.

Application Filing Date.- AD (1):
19911202

Brief Summary Text - BSTX (5):

The paper, "Flip-Chip Soldering to Bare Copper Circuits," by A. P. Ingraham et al., Proceedings of the Fortieth Electronic Components and Technology Conference, Las Vegas, Nev., pp. 333-337, May 1990, is an example of the prior art that describes a method for packaging and connecting integrated circuit chips known as flip-chip bonding or soldering. With this method, all terminals of the integrated circuit chip are located as conductor pads on one surface of the chip with a solder bump applied to each conductor pad. The chip is then mounted on a substrate with each solder bump contacting a conductor pad of the circuit to which it is to be connected. The apparatus is heated to reflow the solder and cause it to adhere to the

United States Patent (19)

Chang et al.

US005206585A

(11) Patent Number:

(45) Date of Patent:

[54] METHODS FOR TESTING INTEGRATED CIRCUIT DEVICES

[75] Inventors: David D. C. Chang Edward L. Smith, Jr., both of Lawrenceville, N.J.

[73] Assignee: AT&T Bell Laboratories, Murray Hill, N.J.

[21] Appl. No.: 801,213

[22] Filed: Dec. 2, 1991

[51] Int. Cl. G01R 1/073

[52] U.S. Cl. 324/158 P; 324/72.5

[53] Field of Search 324/158 P, 151 F, 72.5

[56] References Cited

U.S. PATENT DOCUMENTS

4,348,862 10/1985 Hartman 438/333
4,571,542 2/1986 Arai 324/158 P
4,642,421 2/1987 Dery et al. 174/88
4,733,847 4/1988 Fujiwara et al. 428/209
4,820,376 4/1989 Lambert et al. 156/843
4,933,521 5/1990 Liu et al. 134/5

OTHER PUBLICATIONS

"Elastomeric Connectors—Attributes, Comparison, and Potential", by W. R. Lambert et al., Proceedings of the National Electronic Packaging and Production Conference vol. 3, pp. 1512-1526, Feb. 1991.

"Applications and Reliability of the AT&T Elastomeric Conductive Polymer Interconnection (ECPI) System", by J. A. Fulton et al., Proceedings of the International

Electronics Packaging Conference, Mar. 930-943, Sep. 1990.


"Flip-Chip Soldering to Bare Copper P. Ingraham et al., Proceedings of the Electronic Components and Technology Conference, May 1990, pp. 333-337, May 1990.

Primary Examiner—Ernest F. Karlson
Attorney, Agent, or Firm—R. B. Anderson

[57] ABSTRACT

A method for testing an integrated circuit in accordance with the invention comprises the step of forming a solder bump (14) on each of an array of bonding pads (13) on a first surface of the chip with the known flip-chip method of IC device packaging. Each of the solder bumps (14) is inserted through an aperture (25) in a spacer member having a smaller thickness than the length of each solder bump, whereby each solder bump protrudes through an aperture. The solder bump is then placed on a layer of anisotropic conductive material which is arranged over an array of test fixture conductor pads so that the anisotropic conductive layer is sandwiched between the IC chip and the test fixture. The integrated circuit chip is then compressed against the anisotropic conductor material to establish electrical contact between the solder bumps of the integrated circuit chip and the test fixture conductor pads (17). The testing of the chip then proceeds by passing electrical current through the solder bumps, the anisotropic material, and the test fixture conductor pads in a known manner.

8 Claims, 3 Drawing Sheets



TEMP
Solder